Verilator is a Verilog compiler and simulator.

WWW: https://github.com/verilator/verilator
