LibreSilicon - Breaking the microchip monopoly





The LibreSilicon project

- In 2017 leviathan already has found a clean room to rent at Hong Kong University of Science and Technology
- Last year at 34c3 he gave a Lightning Talk about LibreSilicon
- Since then we're meeting every week on Sunday 2100 HKT at Mumble
- Communicating, planing and working via mailing list and Mumble
- Held a tool chain hackathon end of May 2018
- Already two of us got qualification for clean room access at HKUST
- Processing our first test wafer for characterization (\rightarrow pics follow)



- $\bullet\,$ Starting with $1\mu m$ "feature size" because still well documented in text books
- Robust, at least 5 Volt tolerant, well suited for maker, tinkerer and hacker
- Twin-Well process for CMOS with 3 metal layer w/very interesting additions
- Quite suitable for "low tec" in the basement
- For analog circuits, regarding their huge transistor sizes, small feature sizes do not matter

Main (re-)construction areas

- Figure out / develop the process itself (\rightarrow almost done)
- **2** Rebuild / modernize the tools / design flow (\rightarrow ongoing)
- Somple / design a almost complete standard cell library (\rightarrow ongoing)



Standard Cells are usualy

- A collection of some dozens of combinatorial + sequential cells
- Instantiated many, many times in a netlist
- Used also as layout primitives

Typical cells



... and much more

leviathanch | chipforge | foshardware (Lanceville Technology) Breaking the microchip monopoly



here are

- Being almost complete (more cells \rightarrow better netlist)
- Being low energy consuming (less Watts per square)
- Being as fast as possible (w/ small timing delay)
- Having a small footprint (small cell size) Well, does not fit all together well.

Cell representations

every single cell needs different representation for working smooth with different tools, e.g.

- \bullet For simulation (\rightarrow Verilog and Spice)
- For synthesis (\rightarrow Liberty file format)
- For timing (\rightarrow standard delay format)
- For layout (ightarrow library exchange format)
- Or, even for dedicated tools (e.g. Magic)
- And documentation (schematics, truth tables, data sheets, ..)



Regarding our goal of several hundreds cells (estimated 300+), generating **all** cell representations, becomes a huge task. Nobody likes to do this manually. We need a tool for that! A cell generator.



This cell generator, named "Popcorn", is still work-in-progress. Starting from one source this tool

- Should generate all representation formats
- Already helps drawing the schematics
- Already generates a couple of data sheet like LaTeX file
- Was written in Tcl first, but
- Needs a rewrite in a more sophisticated / Al-ish language
- Now when test wafer characterization is done



- https://www.github.com/chipforge/StdCellLib (→ repository)
- https://vcs.in-berlin.de/chipforge_stdcelllib/index (\rightarrow wiki)

maintained by chipforge



yosys

- graywolf
- qrouter
- several FPGA routers



- Originates in academia: TimberWolf
- Simulated annealing
 - Meta heuristic that is useful not only for placement
- Inline syscalls
 - This is just a bad idea

qrouter

- Started in 2011 by Tim Edwards
- Widely used for FPGA
 - Not ready for silicon
- Sequential routing
 - Parallelism not in scope
- Difficult to prove formal correctness
 - Prove that C implementation of rip-up and re-route is correct



- Different tool sets like BonnRoute, Cadence suite, Alliance tools, etc.
- Similar capabilities with respect to silicon
- Just throw man-power at VLSI what is automation?



leviathanch | chipforge | foshardware (Lanceville Technology)

Breaking the microchip monopoly

Routing: State of the art

- Place components for a large chip
- Route wires roughly along a chessboard for a large chip
- Route detailed tracks and vias for a large chip
- Formal correctness: Rip-up and Re-route
- Formal style: Sequential/Imperative code



- Decomposition for a large chip
- Place components and route for small chips in parallel
- Place abstract gates and route recursively
- Formal correctness: Reduction from SMT
- Formal style: Parallel/Declarative code



Academia + Industry:

- Placement and Routing are different problems
- All components map to the same problem

LibreSilicon:

- Placement and Routing are the same problem
- Different components map to different problems



Academia + Industry:

- $\bullet\,$ Geographical partitioning of a wafer $\to\, cut\,\,tree$
- Based on preceeding placement steps

LibreSilicon:

- Modular chip development \rightarrow subcell hierarchy
- Subcells carry implicit and explicit subcells

Frontier: Parallelism

- BonnRoute: concurrency + shared memory model
- qrouter: none
- lsc: map + reduce



- Explicit subcell hierarchies through high modularization
- Implicit subcell hierarchies through exlining
- Preserve hierarchy in compiler interfaces

High modularization



leviathanch | chipforge | foshardware (Lanceville Technology) Breaking the microchip monopoly





leviathanch | chipforge | foshardware (Lanceville Technology) Breaking the microchip monopoly

Unconstrained Small Unified Silicon Problem

- \bullet Components and nets \rightarrow rectilinear geometries
- Components do not overlap
- Nets overlap with their pins on components



- Layout area
- Maximum wire length
- Via count
- Crossing number (computational)
- Wire jogs (minor)

Satisfiability Modulo Theories

- Optimization problems
- Abstraction from Boolean satisfiability
- Several solvers implement smtlib2
 - ABC from University of Berkeley
 - CVC4 from Stanford
 - Boolector from Johannes Kepler University
 - *MathSAT* from Fondazione Bruno Kessler and DISI-University of Trento
 - Yices from SRI
 - Z3 from Microsoft

Boolean Satisfiability

$(\alpha_1 \lor \alpha_2 \lor \alpha_3) \land (\neg \alpha_4 \lor \alpha_5 \lor \alpha_6)$

leviathanch | chipforge | foshardware (Lanceville Technology) Breaking the microchip monopoly

Defining rectangular components







Reduction from SMT

a.right - a.left = dimension.x b.right - b.left = dimension.y a.top - a.bottom = dimension.x b.top - b.bottom = dimension.y

> b.left > a.right \lor a.left > b.right $\lor a.bottom > b.top$ $\lor b.bottom > a.top$

Combining in the LSC Semigroup

overlaps + pin connect + arbitrary constraint

leviathanch | chipforge | foshardware (Lanceville Technology) Breaking the microchip monopoly





- Minimize area of a chip \rightarrow silicon compiler
- $\bullet~$ Minimize physical errors $\rightarrow~$ silicon process

Libre Silicon Compiler

 \bullet https://www.github.com/foshardware/lsc (\rightarrow repository) maintained by foshardware

Why Hong Kong?

History



leviathanch | chipforge | foshardware (Lanceville Technology) Breaking the microchip monopoly




Nano fabrication facility

Why Hong Kong?





Why Hong Kong?

Conclusion

- Advanced labs available for R&D
- Shenzhen and Hong Kong have fabs which are willing to introduce LibreSilicon
- Channels for easy export to Europe already established (One belt, one road)
- Climate is better
- Payment is better
- Food is better
- * is better
- The sun shines brightest in the east ;-)



- MOSFETs
- LDMOSFETs (High voltage)
- BJTs
- Zener polysilicon diodes
- SONOS flash cells
- Polysilicon resistors
- Metal caps

Process design considerations

- Should be portable
- Robust
- Low amount of layers
- KISS (Keep it simple and stupid)
- Avoid expensive machines
- Can be manufactured in a home lab

Process design considerations



Process design considerations







Epilog

PearlRiver (珠江芯片一号)





Fulfills following functions:

- Debugging
- Calibration of new equipment to LibreSilicon
- Research of new features
- Syncing process features between fabs

Photomask





- Is stepper/aligner brand specific
- ASML stepper masks contain 4 layers each
- The NFF stepper has a reduction value of 5:1
- A 5 micron gate on the mask is 1 micron on the wafer

Photo resist (HKUST)





Two types of photo resist:

- FH 6400L (implantation)
- HPR 504 (normal etch)

Factors to consider:

- Thickness of FH 6400L and implantation energy are interlinked
- Thickness of HPR 504 and etching time are interlinked (selectivity)

After exposure



Alignment



Example: NOR3 ring oscillator



Example: NOR3 ring oscillator

Wells (nwell/pwell):



Example: NOR3 ring oscillator



Example: NOR3 ring oscillator

Recipe for nwell:

- Coat with implant resist (soft bake 60 seconds, 110°C)
- Expose nwell-mask
- Puddle develop 69 seconds and hard bake 60 seconds at 120°C
- Implant Phosphorus, $2.33 \times 10^{12} \mathrm{cm}^{-2}$ @ 70keV
- Strip resist with plasma asher or 20 minutes in 120°C hot sulfuric acid

Note: Alternatively predisposition can be used

Example: NOR3 ring oscillator

Recipe for pwell:

- Coat with implant resist (soft bake 60 seconds, 110°C)
- Expose pwell-mask
- Puddle develop 69 seconds and hard bake 60 seconds at 120°C
- Implant Boron, $1.93 \times 10^{12} \mathrm{cm}^{-2}$ @ 40keV
- Strip resist with plasma asher or 20 minutes in 120°C hot sulfuric acid
- Diffuse both wells together for 4 hours at 1050° C in inert atmosphere (N_2)

Note: Alternatively predisposition can be used

The Fick's equation

 $\frac{\partial N}{\partial t} = D \cdot \frac{\partial^2 N}{\partial x^2}$

The Fick's equation

$x_l(t) = 2 \cdot \sqrt{D_e \cdot t} = 2 \cdot \sqrt{D_0 \cdot \exp\left(-\frac{E_a}{k \cdot T}\right) \cdot t}$					
	Element	$D_0 \left[\frac{cm^2}{s}\right]$	E _a [eV]		
	Р	10.50	3.69		
	As	0.32	3.56		
	Sb	5.60	3.95		
	В	10.50	3.69		
	AI	8.00	3.47		
	Ga	3.60	3.51		
	Cu	0.0025	0.65		

The Fick's equation

$N(x, t) = \frac{Q}{\sqrt{\pi \cdot D_e \cdot t}} \cdot \exp\left(\frac{-x^2}{4 \cdot D_e \cdot t}\right)$

The Fick's equation

For the concentration within the channel may x = 0This results in the concentration at the surface (around 100nm deep $\ll 2$ microns) $N = \frac{Q}{\sqrt{\pi \cdot D_e \cdot t}}$ Or the implant dosage: $Q = N \cdot \sqrt{\pi \cdot D_e \cdot t}$

The Fick's equation



Threshold calculation



Threshold calculation

PMOS

$$|\phi_F| = V_T \ln \frac{N_d}{n_i} \tag{1}$$

$$V_{T} = V_{FB} - 2 \cdot |\phi_{F}| - \frac{\sqrt{2 \cdot \epsilon_{s} \cdot q \cdot N_{d} \cdot (2 \cdot |\phi_{F}| - V_{SB})}}{C_{ox}}$$
(2)

$$V_{FB} = -\left(\frac{E_g}{2} - \phi_F\right) - \frac{Q_{SS}}{C_{ox}} \tag{3}$$

Threshold calculation



Threshold calculation

NMOS

$$\phi_F = V_T \ln \frac{N_a}{n_i} \tag{4}$$

$$V_T = V_{FB} + 2 \cdot \phi_F + \frac{\sqrt{2 \cdot \epsilon_s \cdot q \cdot N_a \cdot (2 \cdot \phi_F + V_{SB})}}{C_{ox}}$$
(5)

$$V_{FB} = -\left(\frac{E_g}{2} + \phi_F\right) - \frac{Q_{SS}}{C_{ox}} \tag{6}$$



Stands for Silicon Oxide Nitride Oxide Silicon







SONOS NMOS

- Programming/Erasing happens by changing Q_{SS}
- A variation of Q_{SS} shifts the threshold voltage
- Q_{SS} can be changed by applying an enough high voltage between bulk and gate (approx. 20 V)
- High enough voltage tunnels electrons into the nitride
- $\bullet\,$ Shifting the threshold voltage away from 0.8 V / -0.8 V makes it stay turned off when a "1" is applied

Example: NOR3 ring oscillator

Isolation (STI):

	140 A V 150 A V 160 A V
	17/0 A V 18/0 A V 19/0 A V
Extends In Out T11_ROD1_NOR3 ~ Refresse 0	-168.023, 18.571
Extents in Out T11_RO51_NOR3 Reflevel: 0 g	-165.023, 18.571

Example: NOR3 ring oscillator

Isolation (STI):

Example: NOR3 ring oscillator

Recipe for STI:

- Ory
 - Plasma etching recipes are machine specific
 - Variate the cycles for your recipe to match 2 microns
- Wet
 - Take TMAH: $N(CH_3)_4^+$ OH⁻ (Tetramethylammonium hydroxide)
 - Dilute with deionized water with DI:TMAH (3:1)
 - Heat TMAH (25%) to $80^{\circ}C$
 - Dip wafer into the solution for around 6 minutes and 15 seconds (320nm/min, 2 microns)
Example: NOR3 ring oscillator

Metal interconnect (metal1):



Example: NOR3 ring oscillator

Metal interconnect (metal1):



Example: NOR3 ring oscillator

Recipe for metal interconnects:

- Make a vacuum (low pressure)
- Deposit 100nm Aluminum
- Deposit 30nm Titanium over the Aluminum
- Take out of vacuum
- Dip into HF:DI (1:10) water solution for a few seconds until Titanium is gone
- Dip into FeCl3 or other suitable Aluminum etchant for around 30 seconds until Aluminum is gone

Example: NOR3 ring oscillator

Passivation/Isolation materials

- Low temperature oxide (LTO)
- Phosphosilicate glass (PSG)

Can both be wet or dry etched

Example: NOR3 ring oscillator

Passivation/Isolation conceptional



Example: NOR3 ring oscillator

Passivation/Isolation layout



Example: NOR3 ring oscillator

Passivation/Isolation in reality



Example: NOR3 ring oscillator

Passivation/Isolation



Example: NOR3 ring oscillator

Passivation/Isolation



Example: NOR3 ring oscillator

Passivation/Isolation

- 1 micron is not enough
- 2 more microns need to be deposited
- Can be then be etched with BOE after exposure and development



 \bullet https://www.github.com/libresilicon/process (\rightarrow repository) maintained by leviathanch





Victor and I

Next

We will

- Finish debugging all the features of PearlRiver (珠江芯片一号)
- Oreate preliminary Verilog and Spice models
- Autogenerating standard cells with Popcorn scripts
- Building ADCs/DACs and much more analog stuff
- Suild the North Point MCU (北角芯片)
- ◎ Build the Sau Mau Ping SoC (秀茂坪芯片)





With lots of luck from the goddess

leviathanch | chipforge | foshardware (Lanceville Technology)

Breaking the microchip monopoly

North Point (北角芯片)

Features

- RISC-V core based on RV32EAC ISA
- Pin compatible to ATMega8
- Same features as ATMega8
- Tolerates up to 40V



Survey https://survey.libresilicon.com

Future

• Equipment we are using is ready for going down to 500 nm (\rightarrow 2 nodes shrinking) :-)

Request for Chips

Which Free and Open Silicon do you like to see also?

- More Analog Stuff? (\rightarrow NE555?, uA741?)
- More Digital Stuff? (\rightarrow CD4000-series? LISP-CPU?)
- More Mixed-Signal Stuff? (\rightarrow SoC w/ Analog-Digital / Digital-Analog Converter?)
- ?

Keep on track, let us know your wish list!

Mailing List: http://list.o2s.ch/mailman/listinfo/libre-silicon-devel



非常感谢你们! Thank you very much! Vielen herzlichen Dank!